entity mux\_2x1\_df\_vhdl is

port (m\_out: out Std\_Logic; A, B, sel: in Std\_Logic);

end mux\_2x1\_df\_vhdl;

architecture Dataflow of mux\_2x1\_df\_vhdl is

begin

m\_out <= A when sel = '1' else B;

end Dataflow;